[49] CONDE, O. A.; SÁNCHEZ, F. J. G.; LIOU, J. J.; CERDEIRA, A.; ESTRADA, M.;
YUE Y. A review of recent MOSFET threshold voltage extraction methods.
Microelectronics Reliability, v. 42, p. 583-596, 2002.
[50] TERAO, A.; FLANDRE, D.; TAMOYO, E. L.; WIELE, V. Measurement of threshold
voltages of thin-film accumulation-mode PMOS/SOI transistors. IEEE Electron
Device Letters, v. 12, n. 12, p. 682-684, 1991.
[51] WONG, H. S.; WHITE, M. H.; KRUTSICK, T. J.; BOOTH, V. Modeling of
transconductance degradation and extraction of threshold voltage in thin oxide
MOSFET's. Solid-State Electronics, v. 30, n. 9, p. 953-958, 1987.
[52] FRANCIS, P.; TERAO, A.; FLANDRE, D. Modeling of Ultrathin Double-Gate
NMOS/SOI Transistors. IEEE Transactions on Electron Devices, v. 41, n. 5,
p. 715-720, 1994.
[53] FRANCIS, P.; TERAO, A.; FLANDRE, D.; WIELE, F. V. MODERATE
INVERSIONS MODEL OF TRATHIN DOUBLE-GATE NMOS/SOI
TRANSISTORS. Solid-State Electronics, v. 38, n. 1, p. 171-176, 1995.
[54] COLINGE, J. P. Silicon-On-Insulator Technology: Materials to VLSI, 3. ed.
Boston: Kluwer Academic Publishers, 2004. cap. 6, p. 256-260.
[55] YOUNG, K. K. Analysis of conduction in fully depleted SOI MOSFETs.
Transactions on Electron Devices, v. 36, n. 3, p. 504-506, 1989.
[56] GODOY, A.; GALLARDO, R.; SAMPEDRO, C.; GÁMIZ, F. Self-consistent solution
of the 2D Schrödinger-Poisson equations in Multiple-Gate SOI MOSFETs.
In: EUROSOI 2006 Conference Proceedings, p. 17-18, 2006.
[57] HIEDA, K.; HORIGUCHI, F.; WATANABE, H.; SUNOUCHI, K.; INOUE, I.;
HAMAMOTO, T. New Effects of Trench Isolated Transistor Using Side-wall Gates.
In: Technical Digest of IEDM - International Electron Devices Meeting, V. 33,
p. 736-739, 1987.
[58] TAKAHASHI, H.; SUNOUCHI, K.; OKABE, N.; NITAYAMA, A.; HIEDA, K.;
HORIGUCHI, F.; MASOUKA, F. High Performance CMOS Surrounding Gate
Transistor (SGT) for Ultra High Density LSIs. In: Technical Digest of IEDM -
International Electron Devices Meeting, p. 222-225, 1988.
[59] WONG, H. S. P.; CHAN, K. K.; TAUR, Y. Self-aligned (top and bottom) double-gate
MOSFET with a 25 nm thick silicon channel. In: Technical Digest of IEDM -
International Electron Devices Meeting, p. 427-430, 1997.
[60] MONFRAY, S.; SKOTNICKI, T.; MORAND, Y.; DESCOMBES, S.; CORONEL, P.;
MAZOYER, P.; HARRISON, S.; RIBOT, P.; TALBOT, A.; DUTARTRE, D.;
HAOND, M.; PALLA, R.; RIEC, Y. L.; LEVERD, F.; NIER, M. E.; VIZIOZ, C.;
LOUIS, D. “50 nm-Gate All Around (GAA)-Silicon On Nothing (SON)-devices: a
simple way to co-integration of GAA transistors within bulk MOSFET process,” In:
2002 Symposium on VLSI Technology Digest of Technical Papers, p. 108-109, 2002.