JIA, C. A Delay locked loop for multiple clock phases delay generation. 2005. 83 f. Tese
(Doutroado) - Georgia Institute of Techology, 2005.
KIM, B. High speed clock recovery in VLSI using hybrid analog/digital techniques. 1990,
Tese (Doutorado) - University of California, Berkeley, 1990.
KIM, B.-G.; KIM, L.-S. A 250 MHz – 2G Hz wide range delay locked loop. IEEE Journal of
Solid State Circuits, v. 40, n. 6, p. 1310-1321, jun. 2005.
LEE, T. H. The Design of CMOS radio-frequency integrated circuits. Cambridge: Cambridge
University, 1988.
LIP, K.; SULAIMAN, M.-S.; YUSOFF, Z. Fast-Lock Dual Charge Pump Analog DLL using
Improved Phase Frequency DetectorVLSI Design, Automation and Test, 2007. In:
INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST, 2007,
Hsin-chu shih, Taiwan. 2007 International… Hsin-chu: IEEE, 2007. p. 25-27.
MAGIEROWSKI, S. K.; ZUKOTYNSKI, S. CMOS LC-Oscillator Phase-Noise Analysis Using
Nonlinear Models. IEEE Trans. Circuits Syst. I: analog and digital signal processing, v. 51, n.
4, p. 664–667, apr 2004.
OH, K. I. et al. Low-Jitter multi-phase digital DLL with closest edge selection scheme.
Eletronic Letters, v. 44, n. 19, sep. 2008. Disponível em:
<http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=04625175>. Acesso em: 01 jan. 2009.
OLIVEIRA, V. J. S; CARDOSO, A. S.; OKI, N. A Dual Path Frequency Synthesizer using a
Hybrid Analog Digital Loop filter. In: CONFERENCE ON DESIGN OF CIRCUITS AND
INTEGRATED SYSTEMS, 23., Grenoble, France, 2008. DCIS 2008… Grenoble: France:
DCIS, 2008.
RAMBUS CORPORATION. DLL/ PLL on a DRAM. 2009. Disponível em:
< http://www.rambus.com/us/patents/innovations/detail/dll_pll.html >. Acesso em: 01 mar.
2005.
RAZAVI, B. A study of Phase Noise in CMOS Oscillators. IEEE Journal of Solid-State
Circuits, v. 31, p. 331–343, mar. 1996.
RAZAVI, B. Design of analog CMOS integrated circuits. New York: McGraw-Hill, 2000.
76